



RF-3581-82

M. Sc. (Part - II) Examination

April / May - 2010

Physics : Paper - III

(Spl. Electronics - II)

(Micro Electronics & Computers & Microprocessor)

Time : 3 Hours]

[Total Marks : 70

RF-3581

Instructions :

(1)

नीचे दशांशों में निशानीवाणी विगतो उत्तरवही पर अवश्य लिखनी. Fillup strictly the details of signs on your answer book.	Seat No. :
Name of the Examination :	<input type="text"/>
<input type="text" value="M. Sc. - 2"/>	<input type="text"/>
Name of the Subject :	<input type="text"/>
<input type="text" value="PHYSICS - 3"/>	<input type="text"/>
Subject Code No. : <input type="text" value="3"/> <input type="text" value="5"/> <input type="text" value="8"/> <input type="text" value="1"/>	Section No. (1, 2,.....) : <input type="text" value="1"/>
Student's Signature	

- (2) Figures to the right indicate full marks of the question.
(3) Symbols have their usual meaning.
(4) Answers to the two sections must be written in separate answer books.

- 1 (a) How an NMOS can use as an Analog switch? Give such circuit and explain its operation. 4
(b) Explain the following terms: 3
(i) Depletion load inverter
(ii) Current Source
(iii) Signal flow graph
(c) Construct three input NAND gate using NMOs transistor. Give their switch analogy and obtain Truth Table. 4
- 2 (a) Explain Emitter Coupled Logic Circuit in detail. List their limitations. 4


- (b) What is FAMOS? List the applications of FAMOS. 3
Explain such application in detail.
- (c) Two 16 Kb (2048x8) ROMs are available. Show how 5
to connect these so as to obtain
(a) a 32 kb (2048 × 16) ROM and
(b) a 32 kb (4096 × 8) ROM

OR

- 2 (a) Why three stage architecture is required for BIFET 4
BIMOS op-Amp? Explain such architecture in detail.
- (b) What is stability? Explain Nyquist's Criterion for 3
stability test.
- (c) Give the architecture for CMOS transmission gate. 5
Explain its operation using clock pluses.
- 3 (a) Give the Schematic diagram of a Regulated Power 4
supply. List the limitations of Pass regulator.
- (b) Sketch the topology for a generalized resonant 5
circuit oscillator, using impedances Z_1 , Z_2 and Z_3 .
At what frequency will the circuit oscillate?
- (c) A two pole feedback amplifier is to be designed with 5
 $T_0 = 90$ and $W_H = 10^7$ rad/s. Determine W_1 , W_2 and ϕ_m
for the value of Q is 0.500.

OR

- 3 (a) Define Electron per Bit of a CCD. Explain charge 4
transfer in 3 phase CCD using suitable example
- (b) Explain the high frequency response of an Common 3
Emitter Amplifier Stage.
- (c) Show a switched Capacitor equivalent of the 5
following circuit.



- (b) With logic '1' as starting condition, draw the waveform of the digital pattern 0101001_2 in following recording schemes : **6**
- (i) NRZ
 - (ii) NAZ Mark and
 - (iii) NRZ B_1 phase mark.
- 6** (a) Draw the block diagram of 8085 microprocessor and with suitable example the role of program counter register (PC) and flag register. **6**
- (b) What does the following instruction of 8085 microprocessor do? **6**
- (i) RET
 - (ii) JNC
 - (iii) DCX B
 - (iv) RRC
 - (v) LXI H
 - (vi) POP PSW

OR

- 6** (a) What is post? Draw the block diagram of 8255 PPI. Giving control word format of 8255 PPI, explain its different modes of operation. **6**
- (b) Write an assembly language program to generate square wave on PC_4 and PC_7 using BSR mode of 8255 PPI. **6**
- (Assume 1FH as control register address and delay subroutine is available at 2080H).
-